[ABSTRACT] This paper presents an extended frequency range CMOS monolithic voltage-controlled oscillator (VCO) design. A negative feedback control algorithm is used to automatically adjust the VCO range according to the control voltage. Based on this analog feedback control algorithm, the VCO achieves a wide range without any pre-register settings. Low phase noise is achieved by using both coarse control and fine control in VCO. A 600MHz to 3.3GHz monolithic CMOS PLL based on this wide range and low phase noise VCO has been fabricated in TSMC 0.18um, 1.8V CMOS technology and is used in many different applications such as FC, GE, and SONET etc.
I. INTRODUCTION
With the exponential growth of the number of Internet nodes, the volume of the data transported by its backbone continues to rise rapidly. Among the available transmission media, optical fibers have the highest bandwidth with the lowest cost, serving as an attractive solution for the Internet backbone. However, the electronic interface proves to be the bottleneck in designing high-speed optical system. This fact, combined with the ever-shrinking time to market, indicates that designs based on flexible modules and macro-cells have great advantages. In the optical communication in a backbone infrastructure, flexibility means, for example, programmable bit rates requiring a phase-locked loop (PLL) with robust operation over a wide frequency range. A wide range PLL could be used by different protocols and applications so that we maximize the reusability and reduce the time to market [I] . A wide range PLL requires a wider tuning range of voltage-controlled oscillator (VCO). In this paper, a fully integrated CMOS VCO with an extended frequency range from 600MHz to 3.3 GHz is described. In section 11, following a brief overview of conventional architecture for ring type based VCO design, the proposed architecture is described to solve the problems of conventional methods. A negative feedback control algorithm automatically adjusting VCO frequency range is used to extend the frequency range. A coarse control and fine control scheme is used to reduce the phase noise of VCO. In section 111, circuits of this novel wide tuning range VCO are described. Measurement results are included in section IV. And finally concluding remarks are included in section V. 
(a>

ARCHITECTURE
A. Limited Range Problem of Conventional VCOs
The most common used architecture for the voltagecontrolled oscillator in CMOS technology is voltage controlled ring typed oscillator [2] . It consists of several delay cells forming a close loop as shown in Figure l 
B. Proposed Negative Feedback Control Architecture
In order to solve the limited range of conventional VCO architecture, the negative feedback controlled architecture is proposed. Figure 2 shows a block diagram of the proposed architecture. This architecture includes three blocks: a negative feedback control voltage generator, a two-input voltage to current converter and delay cells. The negative feedback control voltage generator converts the control voltage supplied by the PLL into the feedback control voltage which will be inputted to the voltage-tocurrent converter block. The two-input voltage-to-current converter converts the two control voltage inputs VC and NVC to the current IC which is supplied to the delay cell block. And, finally, the delay cell block delays the input signal to the output signal whose delay is controlled by the control current IC. 
D. Two-input Voltage-to-Current Converter Design
The two-input voltage-to-current converter accepts the two control voltages VC and NVC as inputs and generates the control currents to each delay cell in the VCO. Figure 3 ). I2 is controlled by the negative feedback control voltage which decreases with the increase of VC.
So I2 decreases with the control voltage VC(See curve I2
in Figure 3 ). Iout=Il-I2 and is shown as the curve Iout in Figure 3 . So when the control voltage VC is small, the effective output current Iout is small although the current source I1 controlled by VC is large. But when the control voltage VC is high, the effective output current Iout is equal to I1 which is high because the current source I2 is 0 and doesn't reduce the effective output current Iout. So the current range is effectively expanded.
The negative feedback control voltage generator takes the control voltage VC (supplied by PLL) as an input and 
E. Coarse Control and Fine Control Design
An addition to the basic architecture described above is noteworthy. The above arrangements for extended frequency range VCO results a large gain of VCO. Coarse control and fine control architecture is also used in PLL to reduce the gain of the VCO and reduce the jitter and phase noise [ 3 ] . The fine control of VCO will only take 10% of the total control voltage of the VCO and tremendously reduced the jitter and phase noise. The above negative feedback scheme combined with coarse control and fine control architecture generates a wide frequency range and low phase noise VCO.
and N2 and one PMOS transistor PI. The input signal is connected to the gate of N I and the gate of N2 is connected to a bias voltage. P1 is diode-connected as a load and N1 is a single stage common source amplifier. The output signal is taken from the drain of NI. So when the input VC is low, NMOS transistor N1 is in cut-off region, the drain of the N1 will be pulled to a high voltage. On the other hand, when the input VC is high, N1 is on and pull the drain voltage almost to ground, i.e. the output voltage NVC will be very small.
B. Two-input Voltage-to-Current Converter Circuit
The two-input voltage-to-current converter circuit is shown in Figure 5 . Control voltage VC controls the current source N4 and negative control voltage NVC controls the current source N1 which is mirrored by transistors N2, P1, P2. The output current Iout is equal to I2 subtracted from 11.
C. Delay Cell Circuit
The delay cell circuit is shown in Figure 6 . The delay cell is differential pair with loading and bias controls. The self-biased techniques are used to reduce the jitter and process variations [4] . The coarse and fine control scheme is carried out by using two different tail current sources. The transistors N1, N2, N3, N4, P1, P2 are working in saturation modes while the P transistors P3 and P4 are biased in linear range as voltage controlled resistor loads.
CIRCUIT DESIGN
IV. MEASUREMENT RESULTS
A. Negative Feedback Control Voltage Generator Circuit
The negative feedback control voltage generator is based on a common-source amplifier. The transistor diagram is shown in Figure 4 . There are two NMOS transistors N1
The VCO has been fabricated using 0.18um seven-metal CMOS process. The VCO is running in PLL and self-test circuit is built into the chip in order to measure the VCO performance. The negative feedback feature can be turned Table I . Performance Summary of the Fabricated vco VCO in one loop doesn't have coarse and fine control scheme and the VCO in the other loop has enabled the coarse and fine control scheme. The jitters of both PLL clocks are measured and shown in Figure 9 . From Figure  9 , we can see the coarse and fine control scheme improve the jitter performance of the VCO. The following Table I show the performance summary of the fabricated VCO. The VCO has the frequency range from 600MHz to 3.3GHz with enough margins for different process corners. The VCO draws about 20mA current when it is running at 3.125GHz.
V. CONCLUSIONS
This paper presents an extended frequency range CMOS monolithic voltage-controlled oscillator (VCO) design. A negative feedback control algorithm is used to automatically adjust the VCO range according to the control voltage. Based on this analog feedback control algorithm, the VCO achieves a wide range without any pre-register settings. Low phase noise is achieved by using both coarse control and fine control in VCO. A 600MHz to 3.3GHz monolithic CMOS PLL based on this wide range and low phase noise VCO has been fabricated in TSMC 0.18um, 1.8V CMOS technology and is used in many different applications such as FC, GE, and SONET etc.
